


# Calpella Platform

Page	Description
01	BLOCK DIAGRAM
02	PLATFORM
03	PROCESSOR-1 (HOST BUS)
04	PROCESSOR-2 (DDR3)
05	PROCESSOR-3 (POWER)
06	PROCESSOR-4 (GRAPHICS POWER)
07	PROCESSOR-5 (GND)
08	PROCESSOR-6 (RESERVE)
09	DDR3 SODIMM 0
10	DDR3 SODIMM 1
11	M92/Park-Sx (Host_LVDS)
12	M92/Park-Sx (Main_IO)
13	M92/Park-Sx (Power&GND)
14	M92/Park-Sx (DP_Power; Straps)
15	M92/Park-Sx (MEM_Interface)
16	DDR3 (64MX16bit)
17	DDR3 (64MX16bit)
18	CRT&LVDS
19	SWITCH&HDMI
20	PCH-1 (HDA, JTAG, SATA)
21	PCH-2 (PCI-E, SMBUS, CLK)
22	PCH-3 (DMI, FDI, GPIO)
23	PCH-4 (LVDS, DDI)
24	PCH-5 (PCI, USB, NVRAM)
25	PCH-6 (GPIO, VSS, NCTF, RSVD)
26	PCH-7 (POWER)
27	PCH-8 (POWER)
28	PCH-9 (GND)
29	Clock Generator (SL28770ELC)
30	KBC/EC/uP (KB3926)
31	PCIE 10/100/1000 LAN (RTL8111DL)
32	Cardreader (UB6250)
33	FAN, Launch board
34	HDD, CDROM, USB, NEWCARD, ESATA
35	MINIPIC, CAMERA, BLUETOOTH, SW
36	CODEC (ALC662) & Amp
37	SPK & HP & MIC
38	M_Battery select
39	M_Battery Charger
40	M_System Power
41	SMDDR_VTERM/1_5VRUN
42	VTT POWER, +1.8VRUN
43	M_CPU power
44	M_Graphic Core
45	M92/Park power
46	SCREW/ME
47	88A USB BOARD
48	88B_Touch Pad Board
49	EMI
50	Power ON Sequency
51	Power Down Sequency
52	Power MAP
53	Change History



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
PWR_SRC	19V	S0,(S3-S5)	LAN  DDRIII core  PCH DDRIII command & control pull up. CPU core rail Graphics core rail ( Dual Core only )
+5VALW	5V	S0,(S3-S5)	
+5VRUN	5V	S0	
+5VSUS	5V	S0	
+3VALW	3.3V	S0,(S3-S5)	
+3VSUS	3.3V	S0,(S3-S5)	
+3VRUN	3.3V	S0	
+1_5VDIMM	1.5V	S0,S3	
+1_5VRUN	1.5V	S0	
VTT	1.05V	S0	
+0_75VRUN	0.75V	S0	
+VCC_CORE	1.05V-1.1V	S0	
+VCC_GFXCORE	1.1V	S0	
M92S_VDD_CORE	0.95V	S0	GPU core power GPU PCIE power GPU DDR3 power GPU PCIE power GPU I/O and DAC power
+1_8VRUN_PARK	1.8V	S0	
+1_5VRUN_PARK	1.5V	S0	
+1_0VRUN_PARK	1.0V	S0	
VDDR3	3.3V	S0	

Net Naming Conventions

<b>Suffix</b>
# = Active Low Signal
<b>Prefix</b>
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints




AC Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF


Battery Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUIN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF

## ARRANDALE PROCESSOR (CLK,MISC,JTAG)



# ARRANDALE PROCESSOR (DDR3)



# ARRANDALE PROCESSOR (POWER)


ARRANDALE:  
SV=48A  
LV=35A  
ULV=27A

U44F

ARRANDALE:  
SV=18A  
LV=18A  
ULV=TBD

## PROCESSOR CORE POWER


## PROCESSOR CORE POWER




Note: When voltage selection is not required and the platform is going to support either 1.1 V or 1.05 V and not both, then this pin can be left floating




# ARRANDALE PROCESSOR (GND)




# ARRANDALE PROCESSOR (RESERVED)





# SODIMM#A




**SODIMM#B**







## LVDS Interface





## DisplayPort E Configuration





( for DDR3: 1.5V@2A )





**ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET**

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	X
RSVD	GPIO8		0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIOC1		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	X X X
VIP_DEVICE_STRAP_ENA	V2SYN	IGNORE VIP DEVICE STRAPS	X
RSVD	GENERICC		0
AUD[1]	HSYN2	AUD[1] AUD[0]	0
AUD[0]	VSYN	0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	X X

GPIO 13, 12, 11	
Size of the primary memory apertures	CONFIG[2:0]
128 MB	000
256 MB	001
64 MB	010
512 MB <sup>10 MB</sup>	001

Due to memory management constraints, the aperture size should be the same size as the frame buffer for 64 MB, 128 MB and 256 MB. For frame buffers larger than 256 MB (e.g. 512 MB, 1 GB) the aperture size should be 256 MB.

**ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET**

H2SYNC	GENERICC
<p><b>PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET</b></p>	
<p>GPIOC21_BB_EN</p>	

E23/M0

Title			
<b>PARK-power straps</b>			
Size	Document Number	Rev	
Custom	<b>MS-1688</b>	1	
Date:	Monday, March 22, 2010	Sheet	14 of 53

PARK-S3 (150-Ohm)

R403 150R0402

DPC\_CALR

MDA0 K27 DQA\_0  
MDA1 J29 DQA\_1  
MDA2 H30 DQA\_2  
MDA3 H32 DQA\_3  
MDA4 G28 DQA\_4  
MDA5 F28 DQA\_5  
MDA6 F32 DQA\_6  
MDA7 F30 DQA\_7  
MDA8 C30 DQA\_8  
MDA9 F27 DQA\_9  
MDA10 A28 DQA\_10  
MDA11 C28 DQA\_11  
MDA12 E27 DQA\_12  
MDA13 G26 DQA\_13  
MDA14 D26 DQA\_14  
MDA15 F25 DQA\_15  
MDA16 A25 DQA\_16  
MDA17 C25 DQA\_17  
MDA18 E25 DQA\_18  
MDA19 D24 DQA\_19  
MDA20 C24 DQA\_20  
MDA21 F23 DQA\_21  
MDA22 D22 DQA\_22  
MDA23 D21 DQA\_23  
MDA24 E21 DQA\_24  
MDA25 D20 DQA\_25  
MDA26 F19 DQA\_26  
MDA27 A19 DQA\_27  
MDA28 D18 DQA\_28  
MDA29 E17 DQA\_29  
MDA30 A17 DQA\_30  
MDA31 D16 DQA\_31  
MDA32 E17 DQA\_32  
MDA33 D16 DQA\_33  
MDA34 F15 DQA\_34  
MDA35 A15 DQA\_35  
MDA36 D14 DQA\_36  
MDA37 F13 DQA\_37  
MDA38 A13 DQA\_38  
MDA39 C13 DQA\_39  
MDA40 E11 DQA\_40  
MDA41 A11 DQA\_41  
MDA42 C11 DQA\_42  
MDA43 F11 DQA\_43  
MDA44 A9 DQA\_44  
MDA45 C9 DQA\_45  
MDA46 F9 DQA\_46  
MDA47 D8 DQA\_47  
MDA48 E7 DQA\_48  
MDA49 A7 DQA\_49  
MDA50 C7 DQA\_50  
MDA51 F7 DQA\_51  
MDA52 A5 DQA\_52  
MDA53 E5 DQA\_53  
MDA54 C5 DQA\_54  
MDA55 F1 DQA\_55  
MDA56 G7 DQA\_56  
MDA57 G6 DQA\_57  
MDA58 G1 DQA\_58  
MDA59 G3 DQA\_59  
MDA60 J6 DQA\_60  
MDA61 J1 DQA\_61  
MDA62 J3 DQA\_62  
MDA63 J5 DQA\_63

MEMORY INTERFACE

MAA\_0 K17 MAA0  
MAA\_1 J20 MAA1  
MAA\_2 H23 MAA2  
MAA\_3 G23 MAA3  
MAA\_4 G24 MAA4  
MAA\_5 H24 MAA5  
MAA\_6 J19 MAA6  
MAA\_7 K19 MAA7  
MAA\_8 J14 MAA8  
MAA\_9 K14 MAA9  
MAA\_10 J11 MAA10  
MAA\_11 J13 MAA11  
MAA\_12 H11 MAA12  
MAA\_13BA2 G14 A\_BA2  
MAA\_14BA0 J16 A\_BA0  
MAA\_15BA1 L15 A\_BA1

DOMA\_0 E32 DOMA0  
DOMA\_1 E30 DOMA1  
DOMA\_2 A21 DOMA2  
DOMA\_3 C21 DOMA3  
DOMA\_4 E13 DOMA4  
DOMA\_5 D12 DOMA5  
DOMA\_6 E3 DOMA6  
DOMA\_7 F4 DOMA7

RDOSA\_0 H28 QSA0  
RDOSA\_1 C27 QSA1  
RDOSA\_2 A23 QSA2  
RDOSA\_3 E19 QSA3  
RDOSA\_4 E15 QSA4  
RDOSA\_5 D10 QSA5  
RDOSA\_6 D6 QSA6  
RDOSA\_7 G8 QSA7

WDOSA\_0 H27 QSA0  
WDOSA\_1 A27 QSA1  
WDOSA\_2 C23 QSA2  
WDOSA\_3 C19 QSA3  
WDOSA\_4 C15 QSA4  
WDOSA\_5 E9 QSA5  
WDOSA\_6 C5 QSA6  
WDOSA\_7 H4 QSA7

ODTA0 L18 ODTA0  
ODTA1 K16 ODTA1

CLKA0 H26 CLKA0  
CLKA0B H25 CLKA0#  
CLKA1 G9 CLKA1  
CLKA1B H9 CLKA1#

RASA0 G22 RASA0#  
RASA1B G17 RASA1#  
CASA0 G19 CASA0#  
CASA1B G16 CASA1#

CSA0B\_0 H22 CSA0#\_0  
CSA0B\_1 J22 CSA0#\_1  
CSA1B\_0 G13 CSA1#\_0  
CSA1B\_1 K13 CSA1#\_1

K26 MVRFPDA  
J26 MVRFSA  
J25 MEM\_CALR0  
K7 NOTTEST#2  
J8 MEM\_CALRP1/DPC\_CALR  
K25 MEM\_CALRP0  
L10 DRAM\_RST  
K8 TEST\_MCLK  
L7 TEST\_YCLK

G14 X  
G20 R370 0R0402 MAA13 MAA13

For PARK-S3 only  
For M9X-S2/S3 with  
DDR3: this pin is  
not in use.

16.17 MDA[63..0] <<  
16.17 MAA[13..0] <<  
16.17 A\_BA2 <<  
16.17 A\_BA0 <<  
16.17 A\_BA1 <<  
16.17 DOMA# [7..0] <<  
16.17 QSA [7..0] <<  
16.17 QSA# [7..0] <<

16.17 ODTA0 <<  
16.17 ODTA1 <<  
16.17 CLKA0 <<  
16.17 CLKA0# <<  
16.17 CLKA1 <<  
16.17 CLKA1# <<  
16.17 RASA0# <<  
16.17 RASA1# <<  
16.17 CASA0# <<  
16.17 CASA1# <<  
16.17 CKEA0 <<  
16.17 CKEA1 <<  
16.17 WEA0# <<  
16.17 WEA1# <<




16 CSA0#\_0 << CSA0#\_0  
17 CSA0#\_1 << CSA0#\_1  
16 CSA1#\_0 << CSA1#\_0  
17 CSA1#\_1 << CSA1#\_1

Option for DDR3/GDDR3/DDR2 with Park


Do not Install for M9X-S2/S3  
INSTALL for Park-S3 to save power in auto refresh mode


These can be placed close to ASIC side or Memory side.

DIVIDER RESISTORS	DDR2 / DDR3	GDDR3
MVREF TO 1.8V (Ra)	100R	40.2R
MVREF TO GND (Rb)	100R	100R




MSI MICRO-STAR INT'L CO.,LTD.			
PARK MEM VF			
Size	Document Number	Rev	
Custom	MS-1688	11	
Date:	Monday, March 22, 2010	Sheet	15 of 53







# CRT Switch




Logic Input		Function
0		S2 PORT
1		S1 PORT


  

BR-ADJ		Function
MXM only		1. MXM 2. EC
Switchable		1. MXM 2. iGPU 3. EC

# LVDS Switch





# EDID Switch (CRT, LVDS)



# HDMI Switch

Logic Input		Function
0		B PORT
1		A PORT



Logic Input		Function
0		PORT 1
1		PORT 2

Logic Input		Function
0		PORT 1
1		PORT 2


9/17

9/16 QS之後的 版本只要R481 上件(TCK)

TP\_HDA\_DOCK\_EN# R581 1KR0402 >> BIOS\_LOCK 30

R159 X\_1KR1%0402 0B


10/27 0B stuff can override SPI flash (ME code)



		Pre-Production Systems		Production Systems
PCH Pin	RefDes	ES1	ES2	
TDO	R1	No Stff	200 Ohms	No Stuff
	R2	No Stff	100 Ohms	No Stuff
	R3	200 Ohms	200 Ohms	No Stuff
TMS	R4	100 Ohms	100 Ohms	No Stuff
	R5	200 Ohms	200 Ohms	No Stuff
TDI	R6	100 Ohms	100 Ohms	No Stuff
TCK	R7	51 Ohms	51 Ohms	51 Ohms
TRST#	R8	20K Ohms	Not Applicable <sup>1</sup>	Not Applicable <sup>1</sup>
	R9	10K Ohms	Not Applicable <sup>1</sup>	Not Applicable <sup>1</sup>


**Note 1:** For IBX ES2 and later, TRST# does not require an external pull-up; but should be routed to a test point pad for PCH JTAG debug purposes

**IBEXPEAK - M (PCI-E, SMBUS, CLK)**




PCIECLKRQ1# / GPIO18 PCIECLKRQ1# / GPIO20	RUN Well
PCIECLKRQ0# and PCIECLKRQ3# ~ PCIECLKRQ7# PEG_A_CLKRQ# PEG_B_CLKRQ#	SUS Well


## IBEXPEAK - M (DMI, FDI, GPIO)



# IBEXPEAK - M (LVDS,DDI)




19 L\_BKLT\_EN  
19 LVDS\_VDD\_EN  
19 L\_BKLT\_CTRL  
19 LVDS\_DDC\_CLK  
19 LVDS\_DDC\_DATA





19 LVDS\_CLK#  
19 LVDS\_CLK  
19 LVDSA\_DATA0#  
19 LVDSA\_DATA1#  
19 LVDSA\_DATA2#  
19 LVDSA\_DATA0  
19 LVDSA\_DATA1  
19 LVDSA\_DATA2

1. MXM only LVD\_IBG, LVD\_VREFH and LVD\_VREFL floating. VCCA\_LCD and VCCIX\_LVD can be connected to GND.  
2. If use LVDS, LVD\_IBG connect 2.37k to GND. LVD\_VREFH and LVD\_VREFL connect to GND. VCCA\_LCD and VCCIX\_LVD connect to power.



19 CRT\_B\_UMA  
19 CRT\_G\_UMA  
19 CRT\_R\_UMA  
19 CRT\_CLK\_UMA  
19 CRT\_DATA\_UMA  
19 CRT\_HSYNC\_UMA  
19 CRT\_VSYNC\_UMA



LO note: Place near PCH


U42D

L\_BKLTEN  
L\_VDD\_EN  
L\_BKLTCTL  
L\_DDC\_CLK  
L\_DDC\_DATA  
L\_CTRL\_CLK  
L\_CTRL\_DATA  
LVD\_IBG  
LVD\_VBG  
LVD\_VREFH  
LVD\_VREFL  
LVDSA\_CLK#  
LVDSA\_CLK  
LVDSA\_DATA#0  
LVDSA\_DATA#1  
LVDSA\_DATA#2  
LVDSA\_DATA#3  
LVDSA\_DATA0  
LVDSA\_DATA1  
LVDSA\_DATA2  
LVDSA\_DATA3  
LVDSB\_CLK#  
LVDSB\_CLK  
LVDSB\_DATA#0  
LVDSB\_DATA#1  
LVDSB\_DATA#2  
LVDSB\_DATA#3  
LVDSB\_DATA0  
LVDSB\_DATA1  
LVDSB\_DATA2  
LVDSB\_DATA3

Digital Display Interface

SDVO\_TVCLKINN  
SDVO\_TVCLKINP  
SDVO\_STALLN  
SDVO\_STALLP  
SDVO\_INTN  
SDVO\_INTP  
SDVO\_CTRLCLK  
SDVO\_CTRLDATA  
DDPB\_AUXN  
DDPB\_AUXP  
DDPB\_HPD  
DDPB\_0N  
DDPB\_0P  
DDPB\_1N  
DDPB\_1P  
DDPB\_2N  
DDPB\_2P  
DDPB\_3N  
DDPB\_3P  
DDPC\_CTRLCLK  
DDPC\_CTRLDATA  
DDPC\_AUXN  
DDPC\_AUXP  
DDPC\_HPD  
DDPC\_0N  
DDPC\_0P  
DDPC\_1N  
DDPC\_1P  
DDPC\_2N  
DDPC\_2P  
DDPC\_3N  
DDPC\_3P  
DDPD\_CTRLCLK  
DDPD\_CTRLDATA  
DDPD\_AUXN  
DDPD\_AUXP  
DDPD\_HPD  
DDPD\_0N  
DDPD\_0P  
DDPD\_1N  
DDPD\_1P  
DDPD\_2N  
DDPD\_2P  
DDPD\_3N  
DDPD\_3P

BJ46  
BG46  
BJ48  
BG48  
BF45  
BH45  
T51  
R418  
R429  
X 20KR1%0402  
X 20KR1%0402  
BG44  
BJ44  
AU38  
BD42  
BC42  
BJ42  
BG42  
BA40  
BA40  
AW38  
BA38  
Y49  
AB49  
BE44  
BD44  
AV49  
BE40  
BD40  
BF41  
BH41  
BD38  
BC38  
BB36  
BA36  
U50  
U52  
BC46  
BD46  
AT38  
BJ40  
BG40  
BJ38  
BG38  
BF37  
BH37  
BE36  
BD36



DVI\_A HPD\_R  
ER37  
HDMI\_HPDA\_UMA 19







DisplayPort	DVI/HDMI
DP_X_L0	TX_x_D2
DP_X_L0#	TX_x_D2#
DP_X_L1	TX_x_D1
DP_X_L1#	TX_x_D1#
DP_X_L2	TX_x_D0
DP_X_L2#	TX_x_D0#
DP_X_L3	TX_x_CLK
DP_X_L3#	TX_x_CLK#
DP_X_AUX	DDC_x_CLK
DP_X_AUX#	DDC_x_DATA

# IBEXPEAK - M (PCI,USB,NVRAM)


Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPi

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default










**IBEXPEAK - M (POWER)**

IBEXPEAK - M (GND)









Capacity select  
If LC=20pf C708/C709=33pf  
If LC=32pf C708/C709=56pf


For CPU frequency select (133MHz)

2009/09/7  
Recommend 4.7KR or 10KR by vendor  
For Silego change to 2.2KR

To Park OSC Option


CPU_SEL	CPU0	CPU1
0(Default)	133MHz	133MHz
1(1.05~1.5V)	100MHz	100MHz






$$\begin{aligned} \text{IDD33} &= \text{Icc33} + \text{ICCL2} \\ &= 58\text{mA} + 289\text{mA} \\ &= 347\text{mA} \end{aligned}$$



L18  
CH-4.7u1.24A  
CHK\_S2\_2\_9




**Note 1:** The Trace length between L1 and 8111DL's Pin 1 must be within 0.5 cm. C171 and C181 to L18 must be within 0.5cm. Refer to Layout guide for more detail.




RJ45 Pin define



R110 is only required by RTL8102EL




C158 is only RTL8111DL




Close to LAN

pin46: 2.49k close to 5 mil use ground shielding around


R106 is only RTL8111DL





For RTL8111DL, use this block




For RTL8102EL/8103EL, use this block




Close to Transformer




LAN MAGNETICS



RTL8111DL



Close to LAN



Close to LAN

Close to LAN

Close to LAN

Close to LAN

Close to LAN

Close to LAN

Close to LAN



Close to LAN

Close to LAN


Close to LAN





Close to LAN

Close to LAN




4.7K Pull-high Resistor on		Frequency of external clock source to ECIkin pin	
xDReZ	xDCeZ		
NC	NC		48MHz
NC	O		24MHz
O	NC		12MHz


 <b>MICRO-STAR INT'L CO.,LTD.</b>	
<b>Title</b> <b>Cardreader(UB6250)</b>	
<b>Size</b> Custom	<b>Document Number</b> <b>MS-1688</b>
<b>Date</b>	<b>Sheet</b> 32 of 53




SATA HDD




USB Port




e-SATA




SATA ODD




NEW CARD




## WLAN CARD




## BLUETOOTH




## MS-3870




## CAMERA









1/20 EAPD\_DELAY 650ms



### Internal Mic




MICRO-STAR INT'L CO.,LTD.				
Title		SPK / HP / MIC		E28 / M0
Size	Custom	Document Number	Rev	
Date		Monday, March 22, 2010		Sheet 37 of 53

The schematic diagram illustrates the power management section of the N91-09M0021-S45 BATHOLD\_D9\_1 PWR-1X8\_black-NB. Key components and connections include:

- Power Rails:** +3VVALW, +3VRUN, +VBATA, CHG\_BATT\_N, BATCLK\_M, BATDATA\_M, V\_CHG, ENCHG, AC\_OUT, AC\_IN#.
- MOSFETs:** PQ18 (P-DTA114EKA\_SOT23), PQ8 (X\_N-2N7002\_SOT23-1), PQ37 (NN-2N7002DW\_SOT363-RH), PQ11A (PP-AO4805\_S08), PQ11B (PP-AO4805\_S08), PQ10 (N-2N7002\_SOT23).
- Diodes:** PQ9A (PP-AO4805\_S08), PQ9B (PP-AO4805\_S08), ES3BB\_D0214AA.
- Resistors:** PR108 (47KR), PR182 (100KR0402), PR183 (X\_4.7KR0402), PR60 (10KR0402), PR67 (10KR0402), PR70 (100KR0402), PR68 (2KR1%0402).
- Capacitors:** PC64, PC65 (X\_0.1U25X), PC66 (0.1U25X), PC82 (0.1U25X).
- Connectors:** CN12 (Pack+, Pack-, CNT1, CNT2, CLK, DATA, THRM, Pack-, GND, Pack-, GND).
- Other Components:** N91-09M0021-S45 BATHOLD\_D9\_1 PWR-1X8\_black-NB, N91-09M0021-S45 BATHOLD\_D9\_1 PWR-1X8\_black-NB.


A large red circle highlights the main power switch and its associated components, including the MOSFET PQ37 and the diode PQ9A. A large red watermark 'CONFIDENTIAL (周小強松林) ONLY 20170516001' is overlaid on the diagram.




Adapter= 90 W     $2.048/7.15 \times (53.6+7.15)=17.4V$   
Adapter input voltage set 17.4 Voltage

ENCHG-2P	PRE_CHG	ENCHG	
0	1	1	Pre-charge
1	0	1	3S2P-Fast charge
0	0	1	3S3P-Fast charge
0	0	0	STOP CHARGE

3S2P: Charge current set 3 Amp  
3S3P: Charge current set 4.5 Amp  
Pre-charger: Charge current set 220mA



**MICRO-STAR INT'L CO.,LTD.**

**Battery Charger**E 51 / M 0

Size CustomDocument Number **MS-1688**Rev 11

Date: Monday, March 22, 2010Sheet 39 of 53



$$I_{LIM} = (R_{imax} \times 20\mu A / R_{dson}) + 1.82A$$

Vlot=1.515V

OCP 19A  
MAX 14A


MAX 2A

8


1

2

MSI MICRO-STAR INT'L CO.,LTD.			
Title			
SMDDR VTERM /1 5VRUN			
Size	Document Number	Rev	
Custom	MS-1688	11	
Date:	Monday, March 22, 2010	Sheet	41 of 53



MSI MICRO-STAR INT'L CO.,LTD.			
Title			
VTT Power, +1.8VRUN			
Size	Document Number	Rev	
Custom	MS-1688	11	
Date:	Monday, March 22, 2010	Sheet	42 of 53




OCP 51A  
MAX 38A

Parallel


Parallel


Parallel














Calpella System Power on Sequence DC mode



Power down Sequence DC mode S0 to G3





0B

1. Page 13, Add R354, R356 0 ohm for Park VDDR4 connection
2. Page 14, Stuff R92 10K ohms for GPIO2 straps
3. Page 15, Remove R50, R315
4. Page 18, Change L33~35 for CRT RGB
5. Page 19, Change D4 to BAS40 for HDMI testing
6. Page 20, Remove BIOS1 socket
7. Page 20, Add R581 1K ohms for PCH GPIO33 to EC GPIO13 connection and remove R159
8. Page 20, Change C634, C640 to 15pF
9. Page 23, Remove R108
10. Page 30, Change CON6 to vertical type for debug card
11. Page 33, Remove Q5, Q14 for Power switch LED and change R15 to 0 ohm
12. Page 34, Change J43 to eSATA connector and add C594~596, C698, C699 for eSATA solution, Remove C462
13. Page 34, Add U45, U46, C702, C704, R353, R362 for USB power protect switch and remove F4, F5
14. Page 38, Change PR183 to 4.7K to reduce the drop voltage
15. Page 39, Stuff ER46, EC102 for V\_CHG
16. Page 40, Stuff PR161, PC137 for +3VSUS, PR174, PC149 for +5VSUS
17. Page 41, Stuff R247 1K ohms, No stuff R518, Change PR179 to 10.5K, R517 to 200K
18. Page 41, Stuff PR105, PC88 for +1\_5VDIMM
19. Page 42, Stuff PR97, PC75 for +VTT
20. Page 43, Stuff PR35, PC26, PR34, PC21 for +VCC\_CORE
21. Page 43, Change PC22 to 0.047uF, PR33 to 8.06K, PR115 to 2.32K, PR118 to 1.1K
22. Page 44, Stuff PR144, PC126 for +VCC\_GFXCORE
23. Page 44, Change PC60 to 0.022uF, PC69 to 0.15uF, PR65 to 7.68K, PR73 to 18.2K, PR80 to 2.55K
24. Page 45, Change PR9 to 3.83K
25. Page 45, Stuff PR112, PC99 for VDDC and change PL5 to 1uH for reduce noise
26. Page 45, Change PR15 to 30K and stuff PC96 1uF for 1.8V\_REG delay 1.2ms after +1\_1V\_1.0V\_PWR
27. Page 45, Change PR11 to 1K and stuff PR145 100K to reduce current leakage
28. Page 46, Stuff PAD8 for EMI and add SCREW1, 2 in BOM. Remove BRACKET1
29. Page 49, Stuff CI54~64, CI70, CI85, CI87~90, CI92~97 for EMI
30. Page 16, Add PC158, PC161, Reserve C700, C701 for MVDDQ
31. Page 12, Add ATI debug point
32. Page 31, Add EMI cooper to seperate LAN GND
33. Page 32, Reserve R365 for cardreader issue
34. Page 45, Stuff PR18 13.3K, PQ5, PR23 10K for Park XT

10

1. Page 12, No stuff R118; stuff R220,R210,R169 for ATI PARK SAMPLE
2. Page 16, Remove C701 location, No stuff C64 for DFM
3. Page 16,page17, modify R322,R318,R51,R49,R324,R321,R320,R316 to 121R ohm for 3D device lost
4. Page 19, Add R11, R13, R20, R22 for GPU switch issue
5. Page 19, Add C705, C706 5pF0402 for EMI
6. Page 29, stuff R347 for ATI PARK sample
7. Page 32, Reserve R400 for ene S3 resume issue
8. Page 33, Change R26, R29 location name (Org. is R11, R13) and change the footprint to NC\_0402\_6
9. Page 34, Stuff CMC L3, L4 for EMI
10. Page 35, Stuff CMC LI5 for EMI, and reserve R366, R367
11. Page 44, PR74 change to 470ohm for intel ww48
12. Page 45, unstuff PR19 PQ5 PR22 ,PR17 change to 5.9Kohm fix =1.12vlot,stuff PC103 for PARK--XT
13. Page 47, Stuff CMC LIA3 for EMI, and reserve R368, R369
14. Page 48, Stuff CB3~7, JNCB3~7 for ESD
15. Page 46, Stuff PAD4, PAD6 for ESD, Add Fram4, SCREW3, SCREW4
16. Page 46, ADD mylar4;mylar5 for newcard and led ESD

11

1. page 6 remove R506;page 11 R434,R435 modify cooper;page 12 remove R95,R522,R399,R406,R407 ; page 13 unstuff R354,R356
2. page 15 remove R76,R70;page 19 stuff R11,R13,R20,R22,;unstuff R81,U14,C113
3. page 23 remove R148,R144;page 26 remove R192
4. page 29 modify pn:SLG28770ELC
5. page 30 add GPIO3F :2P\_CHG;GPIO0D MB/ID;GPXIOA06:PRE\_CHG;AC\_OK change to AC\_IN#;modify R351 to cooper
6. page 31 reomove R106,R103,R133;modify R145,R104 to cooper
7. page 32 reomove R223;page 34 remove R353,R352,R362,R363
8. page 38 modify AC\_OK to AC\_IN#
9. page 39 modiy MAX 8724 charge IC
10. page 43 ,page44 modiy PC119 ,PC72 to digital GND
11. page 49 ,No Stuff CI62
12. page 32 ,change U25 PN to Ver:A3
13. page 46 ,Add Rubber Rub1~8, Rub11~13 to 60 level for IE request

PCB 2.0 base on pcb 1.0

9. page 19 un-stuff U14,C113,R81,R80
10. page 23 un-stuff R144,R148;page 26 Remove R192
11. page 30 add GPIO3F :2P\_CHG;GPIO0D MB/ID;GPXIOA06:PRE\_CHG;AC\_OK change to AC\_IN# ;ADD R362 R352 FOR AC\_IN#;modify R351 to cooper
12. page 32 Remove R223 ;page 34 remove R353,R352,R362,R363
13. page 38 modify AC\_OK to AC\_IN#
14. page 39 modiy MAX 8724 charge IC;PR190 PR191 0 ohm;un-stuff pc165 pc166
15. page 48 modiy 1688B un-stuff PCB3 ,remove CB8
16. page 46 Add MYLAR1 PN:E2P-6812411-G40
17. page 43 modify imon current PC22=0.068 uf ,PR33=5.49kohm
- 2010/03/11 Add BIOS Lable, HDMI Royalty, MS-1688B switch change to 4.9mm  
Stuff R11, R13, R20, R22

MSI CORPORATION			
Title			
Change Histry			
Size	Document Number		Rev
Custom	MS-1688		20
Date:	Monday, March 22, 2010	Sheet 53 of 53	